Skip to main content
00:00/00:00
Lecture 8 of 72

Design Flow Steps P3

Download Course (Free)

Course Content

0 / 72 completed
Section 1: Installation Vivado 2020.23 videos

Downloading Setup File

14m

Choosing Installation Settings

7m

Adding License

4m
Section 2: Getting Started11 videos

Agenda

1m

Design Flow Steps P2

6m

Design Flow Steps P1

37m

Fundamentals Project Types

7m

Design Flow Steps P3

22mNow Playing

Fundamentals P3 How to update Hardware Platform P1

7m

Fundamentals P3 How to update Hardware Platform P2

7m

Fundamentals P3 Useful files in Project Directory

10m

Fundamentals P2 Flow Navigator

21m

Different Reporting Mechanism

31m

TCL Script for automation

33m
Section 3: Simple Peripherals12 videos

Fundamentals of XIL Drivers P1

4m

Fundamentals of XIL Drivers P2

13m

Fundamentals of XIL Drivers P3

7m

Writing Data to GPIO P2

3m

Writing Data to GPIO P1

13m

Reading Data from GPIO P1

5m

Writing Data to GPIO P3

53m

Reading Data from GPIO P2

21m

Using Dual Channel of GPIO P1

10m

Multiple Instances of GPIO P1

11m

Using Dual Channel of GPIO P2

51m

Multiple Instances of GPIO P2

48m
Section 4: Intermediate Peripherals7 videos

Sending Data to UART P1

5m

Receiving Data from UART

28m

Multiple Instance of UARTLITE P1

12m

Sending Data to UART P2

1h 2m

Working with UART16550 P1

8m

Multiple Instance of UARTLITE P2

41m

Working with UART16550 P2

50m
Section 5: Working with Timers13 videos

Using AXI Timer P1

10m

How we observe the Current Count Value

17m

Using Auto Reload Mode

24m

Using both Timers

31m

Using AXI Timer P2

1h 21m

Using PWM 50% Duty Cycle P2

8m

Using PWM 50% Duty Cycle P1

20m

Varying Duty Cycle

19m

Fading Effect

19m

Using PWM 50% Duty Cycle P3

55m

AXI Timebase Watchdog Timer P1

13m

Mulitple Event with WDT

11m

AXI Timebase Watchdog Timer P2

24m
Section 6: Profiling4 videos

Profile with AXI Timer P1

5m

SDK Profiler P1

11m

Profile with AXI Timer P2

26m

SDK Profiler P2

31m
Section 7: Memory Resources4 videos

Understanding Byte Addressable and Word Addressable

11m

Adding BRAM IP to Block Design

10m

BRAM Transactions using XIL IO Drivers

28m

BRAM Transactions using pointers

43m
Section 8: Debugging Technique4 videos

Hardware Debugging Integrated Logic Analyzer P1

17m

Hardware Debugging Integrated Logic Analyzer P3

4m

Hardware Debugging Integrated Logic Analyzer P2

37m

Software Debugging Serial Window

12m
Section 9: Interrupts7 videos

Interrupt with GPIO P1

13m

AXI Timer Interrupt P1

9m

AXI Timer Interrupt P2

57m

Interrupt with GPIO P2

1h 30m

Interrupt with WDT P1

13m

Interrupt with WDT P2

41m

Reset with WDT

12m
Section 10: Building Custom AXI Peripherals for Microblaze7 videos

Create SLAVE AXI LITE Interface P1

40m

Adding Port to Slave AXI LITE Interface P2

11m

Create SLAVE AXI LITE Interface P2

33m

Adding Port to Slave AXI LITE Interface P1

26m

Create AXI Stream Interface P2

14m

Adding Port to Slave AXI LITE Interface P3

19m

Create AXI Stream Interface P1

1h 1m